

**In the Claims:**

Please amend claims 1, 4-6, 10-13, 18-19, 21-24, 29-33, 36, and 38-67, as indicated below.

1. (Currently amended) A method implemented in a device supporting a public-key cryptography application, the method comprising:

a first arithmetic circuit comprising a first plurality of arithmetic structures

feeding back high order bits of a previously executed arithmetic instruction in the public-key cryptography application, generated by [[a]] the first plurality of arithmetic circuit structures, to a second plurality of arithmetic circuit structures comprising a second plurality of arithmetic structures; and

using the second arithmetic circuit structures, generating a first partial result of a currently executed executing arithmetic instruction in the public-key cryptography application, the first partial result representing the high order bits summed with low order bits of a result of a first number multiplied by a second number, the summing of the high order bits being performed during multiplication of the first number and the second number, the summing and at least a portion of the multiplication being performed in the second arithmetic circuit structures;

storing the first partial result; and

using the stored first partial result in a subsequent computation in the public-key cryptography application.

2. (Original) The method as recited in claim 1 wherein the high order bits are fed back in redundant number representation.

3. (Original) The method as recited in claim 2 wherein the redundant number representation includes sum and carry bits.

4. (Currently amended) The method as recited in claim 1, further comprising feeding back the high order bits through a register to the second arithmetic circuit structures.

5. (Currently amended) The method as recited in claim 1, further comprising: generating a second partial result of the currently ~~executed~~ executing arithmetic instruction in the first arithmetic circuit structures, the second partial result representing the high order bits of the multiplication result of the first number multiplied by the second number.

6. (Currently amended) The method as recited in claim 1, further comprising: generating a second partial result of the currently ~~executed~~ executing arithmetic instruction, the second partial result representing the high order bits of the multiplication result of the first number multiplied by the second number summed with the high order bits of the previously executed arithmetic instruction.

7. (Original) The method as recited in claim 6 further comprising supplying values generated in one or more most significant columns of the second arithmetic structures to one or more least significant columns of the first arithmetic structures while generating the first and second partial results.

8. (Original) The method as recited in claim 5 wherein the generating of the first and second partial result is in response to execution of a single arithmetic instruction.

9. (Original) The method as recited in claim 6 wherein the generating of the first and second partial result is in response to execution of a single arithmetic instruction.

10. (Currently amended) The method as recited in claim 1<sub>1</sub> wherein at least one of the first and second pluralities of arithmetic structures are comprised of comprises a plurality of carry save adder tree columns.

11. (Currently amended) The method as recited in claim 1<sub>1</sub> wherein at least one of the first and second pluralities of arithmetic structures are comprised of comprises a plurality of Wallace tree columns.

12. (Currently amended) The method as recited in claim 1<sub>1</sub> wherein at least one of the first and second pluralities of arithmetic structures are is usable to perform utilized in performing both integer and XOR multiplication.

13. (Currently amended) The method as recited in claim 12<sub>1</sub> further comprising using a logical circuit in at least one of the first and second plurality of arithmetic circuits structures [[to]] supplying a fixed value if in XOR multiplication mode and or a variable value that varies according to inputs supplied to the logical circuit for if in integer multiplication mode that varies according to inputs supplied to the logical circuit, to thereby ensure a result is determined in XOR multiplication unaffected by carry logic performing carries in integer multiplication mode.

14. (Original) The method as recited in claim 13 wherein the logical circuit operates as a majority circuit in integer multiplication mode and outputs a zero in the XOR multiplication mode.

15. (Original) The method as recited in claim 1 wherein the first partial result is in redundant number representation.

16. (Original) The method as recited in claim 15 further comprising supplying the first partial result to an adder circuit to generate a non redundant representation of the first partial result and a carry out value.

17. (Original) The method as recited in claim 16 further comprising feeding back the carry out value to the adder circuit.

18. (Currently amended) The method as recited in claim 16, ~~method~~ further comprising feeding back the carry out value to the second ~~plurality of arithmetic circuit structures.~~ plurality of arithmetic circuit structures.

19. (Currently amended) The method as recited in claim 1, further comprising feeding back high order bits of the currently executing arithmetic instruction from the first arithmetic circuit structures to the second arithmetic circuit structures for use with execution of a subsequent single arithmetic instruction.

20. (Original) The method as recited claim 1 further comprising storing the high order bits into an extended carry register.

21. (Currently amended) A method implemented in a device supporting a public-key cryptography application, the method comprising:

a first arithmetic circuit comprising a first plurality of arithmetic structures  
feeding back high order bits of a previously executed arithmetic instruction in the public-key cryptography application, from a generated by the first plurality of arithmetic circuit structures generating the high order bits; to a second arithmetic circuit comprising a second plurality of arithmetic structures;

supplying a third number to the second ~~plurality of arithmetic circuit structures;~~  
and

the second arithmetic circuit using the second arithmetic structures generating a  
first partial result of a currently ~~executed~~ executing arithmetic instruction

in the public-key cryptography application, the first partial result being a representation of the high order bits summed with ~~[[,]]~~ low order bits of a result of a first number multiplied by a second number ~~[[,]]~~ and ~~summed~~ with the third number, the ~~summing of the high order bits and the summing of the third number~~ being performed during multiplication of the first number and the second number, the summing and at least a portion of the multiplication being performed in the second arithmetic circuit structures;

storing the first partial result; and

using the first partial result in a subsequent computation in the public-key cryptography application.

22. (Currently amended) The method as recited in claim 21, further comprising feeding back the high order bits through a register to the second arithmetic circuit structures.

23. (Currently amended) The method as recited in claim 21, further comprising: the first arithmetic circuit generating a second partial result of the currently ~~executed~~ executing arithmetic instruction ~~in the first arithmetic structures~~, the second partial result representing the high order bits of the multiplication result of the first number multiplied by the second number.

24. (Currently amended) The method as recited in claim 21, further comprising: generating a second partial result of the currently ~~executed~~ executing arithmetic instruction, the second partial result representing the high order bits of the multiplication result of the first number multiplied by the second number summed with the high order bits of the previously executed arithmetic instruction and the third number.

25. (Original) The method as recited in claim 24 further comprising supplying values generated in one or more most significant columns of the second arithmetic structures to one or more least significant columns of the first arithmetic structures while generating the first and second partial results.

26. (Original) The method as recited in claim 23 wherein the generating of the first and second partial result is in response to execution of a single arithmetic instruction.

27. (Original) The method as recited in claim 21  
supplying the first partial result to an adder circuit to generate a non redundant representation of the first partial result and a carry out value.

28. (Original) The method as recited in claim 27 further comprising feeding back the carry out value to the adder circuit.

29. (Currently amended) The method as recited in claim 27, method further comprising feeding back the carry out value to the second arithmetic circuit structures.

30. (Currently amended) The method as recited in claim 21, wherein at least one of the first and second pluralities of arithmetic structures ~~are comprised~~ comprises a plurality of Wallace tree columns.

31. (Currently amended) The method as recited in claim 21, wherein at least one of the first and second pluralities of arithmetic structures ~~are comprised~~ comprises a plurality of carry save adder tree columns.

32. (Currently amended) The method as recited in claim 21, wherein at least one of the first and second pluralities of ~~the~~ arithmetic structures is usable to perform ~~are utilized in performing~~ both integer and XOR multiplication.

33. (Currently amended) The method as recited in claim 32, further comprising ~~using~~ a logic circuit in at least one of the first and second ~~plurality pluralities~~ of arithmetic structures ~~[[to]]~~ supplying a fixed value if in XOR multiplication mode ~~and or~~ a variable value that varies according to inputs supplied to the logical circuit ~~for if~~ in integer multiplication mode ~~that varies according to inputs supplied to the logical circuit~~, to thereby ensure a result is determined in XOR multiplication unaffected by carry logic performing carries in integer multiplication mode.

34. (Original) The method as recited in claim 33 wherein the logic circuit operates as a majority circuit in integer multiplication mode and outputs a zero in the XOR multiplication mode.

35. (Original) The method as recited in claim 21 wherein the high order bits are in redundant number representation.

36. (Currently amended) The method as recited in claim 21 further comprising feeding back high order bits of the currently executing arithmetic instruction from the first arithmetic circuit structures to the second arithmetic circuit structures for use with execution of a subsequent single arithmetic instruction.

37. (Original) The method as recited in claim 21 further comprising storing the high order bits into an extended carry register.

38. (Currently amended) ~~An apparatus~~ A processor configured to support public-key cryptography applications, comprising:

a first plurality of arithmetic structures configured to generating generate high order bits for an arithmetic operation in a public-key cryptography application that includes a multiplication operation; and

a second plurality of arithmetic structures configured to generating generate low order bits of the arithmetic operation; and

wherein the second arithmetic structures are ~~coupled~~ further configured to receive the high order bits generated by the first plurality of arithmetic structures during a previous arithmetic operation in the public-key cryptography application and to generate a first partial result of the arithmetic operation, the first partial result representing the high order bits summed with low order bits of a multiplication result of the multiplication operation; and

wherein the processor further comprises a register configured to store the first partial result for use in a subsequent arithmetic operation in the public-key cryptography application.

39. (Currently amended) The ~~apparatus~~ processor as recited in claim 38, wherein the first arithmetic structures are configured to generate a second partial result of the arithmetic instruction ~~is generated in the first arithmetic structures~~, the second partial result representing the high order bits of the arithmetic operation.

40. (Currently amended) The ~~apparatus~~ processor as recited in claim 39, wherein the second arithmetic structures are further configured to supply further wherein values generated in one or more most significant columns of the second arithmetic structures ~~are supplied~~ to one or more least significant columns of the first arithmetic structures while generating the first and second partial results.

41. (Currently amended) The ~~apparatus~~ processor as recited in claim 39, wherein the first and second arithmetic structures are configured to generating of generate the first and second partial results ~~[[is]]~~ in response to execution of a single arithmetic instruction.



42. (Currently amended) The ~~apparatus~~ processor as recited in claim 38, further comprising a register coupled to the first and second arithmetic structures to supply the high order bits to the second arithmetic structures.

43. (Currently amended) The ~~apparatus~~ processor as recited in claim 38, wherein the first partial result is in redundant number representation.

44. (Currently amended) The ~~apparatus~~ processor as recited in claim 43, further comprising an adder circuit ~~coupled~~ configured to receive the first partial result and to generate a non redundant representation of the first partial result and a carry out value.

45. (Currently amended) The ~~apparatus~~ processor as recited in claim 44, wherein adder circuit is configured to feed the carry out value ~~is fed back to itself as an input the adder circuit.~~

46. (Currently amended) The ~~apparatus~~ processor as recited in claim 44, ~~method~~ wherein adder circuit is configured to feed the carry out value ~~is fed~~ back to the second arithmetic structures.

47. (Currently amended) The ~~apparatus~~ processor as recited in claim 38, wherein at least one of the first and second pluralities of the arithmetic structures are comprised of comprises a plurality of Wallace tree columns.

48. (Currently amended) The ~~apparatus~~ processor as recited in claim 38, wherein at least one of the first and second pluralities of the arithmetic structures are comprised of comprises a plurality of carry save adder tree columns.

49. (Currently amended) The ~~apparatus~~ processor as recited in claim 38, wherein at least one of the first and second pluralities of the arithmetic structures are ~~is~~ configured to selectively perform one of integer and XOR multiplication according to a control signal.

50. (Currently amended) The ~~apparatus~~ processor as recited in claim 49, further comprising a plurality of logic circuits in the first and second ~~plurality~~ pluralities of arithmetic structures, each logic circuit responsive to the control signal to supply a fixed output value in XOR multiplication mode and a variable output value in integer multiplication mode, the variable output value varying according to values of inputs supplied to the logic circuit, to thereby ensure a result is determined in XOR multiplication mode unaffected by carry logic generating carries in integer multiplication mode.

51. (Currently amended) The ~~apparatus~~ processor as recited in claim 50, wherein the logical circuit is configured to operate[[s]] as a majority circuit in integer multiplication mode and to output[[s]] a zero in ~~the~~ XOR multiplication mode.

52. (Currently amended) The ~~apparatus~~ processor as recited in claim 38, wherein the ~~processor~~ apparatus is a general purpose ~~processor~~ computer.

53. (Currently amended) ~~An apparatus~~ A processor configured to support public-key cryptography applications, comprising:

a first plurality of arithmetic structures configured to generating ~~generate~~ high order bits for an arithmetic operation in a public-key cryptography application that includes a multiplication operation of a first and a second number; and

a second plurality of arithmetic structures configured to generate ~~generating~~ low order bits of the arithmetic operation; and

wherein the second arithmetic structures are ~~coupled~~ configured to:

receive the high order bits generated by the first plurality of arithmetic structures during a previous arithmetic operation; ~~and are coupled~~

[[to]] receive a third number; ~~and are coupled~~

[[to]] generate a first partial result of the arithmetic operation, the first partial result representing the high order bits summed with[[.]] low order bits of a multiplication result of the multiplication operation[[.]] ~~and summed~~ with the third number; and

wherein the processor further comprises a register configured to store the first partial result for use in a subsequent arithmetic operation in the public-key cryptography application.

54. (Currently amended) The ~~apparatus~~ processor as recited in claim 53, wherein the first arithmetic structures are further configured to generate a second partial result of the arithmetic instruction ~~is generated in the first arithmetic structures~~, the second partial result representing the high order bits of the arithmetic operation.

55. (Currently amended) The ~~apparatus~~ processor as recited in claim 54, wherein the second arithmetic structures are further configured to ~~wherein generate~~ values generated in one or more most significant columns ~~of the second arithmetic structures are supplied and to supply them~~ to one or more least significant columns of the first arithmetic structures while generating the first and second partial results.

56. (Currently amended) The ~~apparatus~~ processor as recited in claim 54, wherein the first arithmetic structures are configured to ~~generating of generate~~ the first and second partial result [[is]] in response to execution of a single arithmetic instruction.

57. (Currently amended) The ~~apparatus~~ processor as recited in claim 53, further comprising a register coupled to the first and second arithmetic structures to supply the high order bits to the second arithmetic structures.

58. (Currently amended) The ~~apparatus~~ processor as recited in claim 53, further comprising an adder circuit ~~coupled~~ configured to receive the first partial result and to generate a non redundant representation of the first partial result and a carry out value.

59. (Currently amended) The apparatus as recited in claim 58 wherein the adder circuit is further configured to feed the carry out value ~~is fed back to itself as an input the adder circuit.~~

60. (Currently amended) The ~~apparatus~~ processor as recited in claim 58, ~~method~~ wherein the adder circuit is further configured to feed the carry out value ~~is fed back to the second arithmetic structures.~~

61. (Currently amended) The ~~apparatus~~ processor as recited in claim 53, wherein at least one of the first and second ~~the~~ arithmetic structures comprises ~~are~~ Wallace tree columns.

62. (Currently amended) The ~~apparatus~~ processor as recited in claim 53, wherein at least one of the first and second ~~the~~ arithmetic structures ~~are comprised of~~ comprises carry save adder tree columns.

63. (Currently amended) The ~~apparatus~~ processor as recited in claim 53, wherein the arithmetic structures are configured to selectively perform one of integer and XOR multiplication according to a control signal.

64. (Currently amended) The ~~apparatus~~ processor as recited in claim 63, further comprising a plurality of logic circuits in at least one of the first and second ~~plurality~~ pluralities of arithmetic structures, each logic circuit responsive to the control signal to

supply a fixed output value in XOR multiplication mode and a variable output value in integer multiplication mode, the variable output value varying according to values of inputs supplied to the logic circuit, to thereby ensure a result is determined in XOR multiplication mode unaffected by carry logic generating carries in integer multiplication mode.

65. (Currently amended) The ~~apparatus~~ processor as recited in claim 64, wherein the logical circuit is configured to operate[[s]] as a majority circuit in integer multiplication mode and to output[[s]] a zero in the XOR multiplication mode.

66. (Currently amended) An apparatus configured to support a public-key cryptography application, comprising:

means for feeding back high order bits of a previously executed arithmetic instruction, generated by a first ~~plurality of arithmetic circuit structures~~, to a second ~~plurality of arithmetic structures circuit~~ generating low order bits of a currently ~~executed~~ executing arithmetic instruction; and

means for using the second arithmetic ~~structures circuit~~ to generate a first partial result of the currently ~~executed~~ executing arithmetic instruction, the first partial result representing the high order bits of the previously executed arithmetic instruction that are summed with low order bits of a multiplication result of a first number multiplied by a second number; and

means for using the first partial result in a subsequent computation in the public-key cryptography application.

67. (Currently amended) An apparatus configured to support a public-key cryptography application comprising:

means for feeding back high order bits of a previously executed arithmetic instruction, from a first ~~plurality of arithmetic structures~~ circuit that generating generated the high order bits, to a second ~~plurality of arithmetic structures~~ circuit generating low order bits of a currently ~~executed~~ executing arithmetic instruction;

means for supplying a third number to the second ~~plurality of arithmetic structures~~ circuit; and

means for using the second arithmetic ~~structures~~ circuit to generate a first partial result, the first partial result being a representation of the high order bits of the previously executed arithmetic instruction summed with low order bits of a result of a first number multiplied by a second number[[,]] and ~~summed~~ with the third number; and

means for using the first partial result in a subsequent computation in the public-key cryptography application.